


700b

Page



253

[illegible]

460





Figure 4.

500

FFRL_EN	dT/dt	Thermal temperature	Current logic state	Prev. logic state
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Power down
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Wait
0 (not near maximal thermal limit)	Not Care	Not Care	Power down	Active
1 (near maximal thermal limit)	<0.2 (slow rate)	<max. temperature - δt	Power down	Power down
1 (near maximal thermal limit)	>0.2 (slow rate)	<max. temperature - δt	Wait	Power down
1 (near maximal thermal limit)	<0.2 (slow rate)	<max. temperature - δt	Power down	Wait
1 (near maximal thermal limit)	>0.2 (slow rate)	<max. temperature - δt	Wait	Wait
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Power down
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Wait
1 (near maximal thermal limit)	Not Care	>max. temperature - δt	Active	Active

FIG 5.

Logic States Diagram of Fast Frequency Reduction Logic (FFRL)



FFRL_EN: Fast frequency reduction logic enable signal; Threshold: logic state transite threshold;
dT/dt: temperature changing rate; T: thermal temperature; $f(dT/dt, T)$: function of dT/dt and T

Figure 6